Abstract solver to correctly model the gate leakage currents through single oxide layers or high-i gate stacks. The gate currents of Si nanowire transistors are investigated using a three-dimensional, real-space, and selfApproach consistent Schr6dinger-Poisson solver. The influence of the gate material (metal or poly-Si) and the choice of the The triple-gate nanowire transistor depicted in Fig. 1 The nanowire current and charge densities are then properties [4], NW field-effect transistors (FETs) could calculated with the resulting wave functions. Note that play a significant role in the future of nanoelectronics.
Introduction this work. A scattering boundary ansatz [8] is used to
describe the injection from the source, the drain, and the The progress achieved in the fabrication of Si nanowire gate contacts, all treated in a similar manner. Contrary (NW) transistors make these devices an interesting to the recursive Non-equilibrium Green's functions apalternative to planar metal-oxide-semiconductor field-proach [9] all the injection contributions coming from effect transistors (MOSFETs) [1] . Due to their better the different gate contacts are included in the solution electrostatic control [2] , their performances approaching of the Schrodinger equation. the ballistic limit [3] , and their reproducible electronic
The nanowire current and charge densities are then properties [4] , NW field-effect transistors (FETs) could calculated with the resulting wave functions. Note that play a significant role in the future of nanoelectronics.
this approach preserves the nanostructure of the gate The computer aided design is an important step in and, therefore, fully accounts for the state confinement in the realization of novel devices. A transport simulator the contacts. It does not consider the gate contacts as the dedicated to nanowire FETs requires the inclusion of 3D superposition of one-dimensional tunnel problems quantization effects and must be self-consistently cou- [10] , but as unified regions. Furthermore, it allows pled to the three-dimensional (3D) calculation of the de-current crowding at the beginning and the end of the vice electrostatic potential. For that purpose, the mode-gate contacts. This effect cannot be captured by onespace approximation [5] [6] [7] , which consists in separating dimensional tunnel lines [11] . the transport direction of the nanotransistors from the Three gate-dielectric configurations are examined in others, is often applied. However, this approach does this paper. They are shown in Fig. 2 Fig. 10 indicate gate regions where situated 2 eV below EFm is assumed so that all the electrons can tunnel into the device, one on the drain significant gate states can be injected into the device.
side, another on the source side. Figure 11 describes (iii) A SiO2-HfO2 stack with TiN contacts. An the influence of the gate current on the total nanowire isotropic effective mass m*=0.2mo, a relative dielectric current. In the source the current flowing towards the constant Er=25, and a conduction band offset AECB=1.5 gate (positive) overcompensates the current coming from eV (relative to Si) are used for HfO2. The EOT is divided the drain (negative) for Vg1 <0 V. In the drain there are into 0.5 nm of SiO2 and 3.25 nm of HfO2.
two negative current components flowing in the same The poly-Si layers are included in the 3D direction, one to the gate contact, the other to the source. Schr6dinger-Poisson solver as can be seen in Fig. 5 . The As expected, the lowest Jg,i'im (1.4 mA/cm2) occurs with four thick black layers labeled "OBC" represent regions the TiN -SiO2/HfO2 gate, which definitively positions where open boundary conditions are defined. Hence, it as the best configuration. states can propagate from the gates into the device, as indicated in the plot. Only one atomic layer of the TiN Conclusion contacts is sufficient to inject electrons into the device.
In this paper we presented the simulation of Si nanowire transistors with different gate-dielectric materials. The Results recourse to a real-space three-dimensional Schr6dinger-Poisson solver allowed the inclusion of gate leakage The ballistic Id1it characteinstics of the Si currents and a detailed performance analysis of selected nanowire transistor presented in Fig. 1 are simulated devices was achieved. for Vd8=Vdd=0.6 V and Vd8=0.05 V. the monid-rtinW height for the podly-S gathe wthr1nm-sthic chi0ne layogter aogtecutline in Fig. 1. (VutO. V,Vline,baddaga t 5n in Fig. 2 ).
-5 kr X _S/m the Gate :~~~~~~~~~~~~73 -dd-Vg, characteristics of the nanowire in Fig. 1 with TiN gates and 1 nm-thick SiO2 layers as in Fig. 2 . The solid lines stand gates and 1 nm-thick SiO2 layers as in Fig. 3 Fig. 10. Self-consistent electrostatic potential of the nanowire with Fig. 11 . Total nanowire current 'NW (TiN-SiO2 gate configuration) the TiN-5i02 gate configuration (Fig. 3) . The plot is realized along the along the x-axis for Vds=Vdd=O.6 V and Vgs=-O.2 V (solid black line), transport x-axis on a line situated in the middle of the Si nanowire. Vgs=-O.l V (dashed gray line), and Vg3=O.O V (dash-dot black line).
The positions of the source (EFS), the drain (EFd), and the metal (EFm) Fermi levels are also shown.
